France : Refinement in embedded system design: from system level to hardware-software level

Embedded systems are computer systems (hardware/software) which are integrated in a larger system and which in general are designed to control and/or monitor its functioning. Embedded systems are often critical, subject to real-time and other reliability constraints. The application domains are very diverse, ranging from consumer electronics to automotive, to energy grids, to aerospace (the last one is our privileged application domain within the AESE excellence pole). More recently, progress in chip manufacturing has allowed building complex embedded architectures, including specialized processors, memory, buses, device controllers and peripherals on a same chip (such architectures are designated as Systems-on-Chip, or SoC).

The most common development cycle for embedded systems is a V-cycle, in which the design phase proceeds, from a high-level architecture derived directly from requirements, by successive decompositions and refinements, towards hardware/software components code (the descending branch of the V). This is followed by component integration steps, with specific validations performed at each step (the ascending branch of the V).

The main problem faced by practitioners is the absence of an integrated theory allowing them to model the system at different stages of refinement. Today, one can use AADL to capture in detail a system architecture: hardware and software components, connections, flows, etc., but the language is very limited when it comes to expressing the functional aspects of components. On the other hand, the SysML language allows capturing these functional aspects (by block diagrams, state-transition models, interaction models, etc.) but there is no support for linking it with an architecture described in AADL. Finally, when such an architecture is refined towards code (VHDL, SystemC, Ada, SCADE, or any other appropriate implementation language), it is very difficult to automate and to validate the refinement.

Within this thesis, we plan to study this problem of refinement from system level to hardware/software level, using SysML as a pivot language. We will study the methodological aspects of integrating models with different levels of abstraction. We will also look into the combined use of simulation, animation and proof tools developed or used by the different communities (software engineers, hardware engineers, system engineers). Finally, we plan to study the refinement formally from some given angles, such as the temporal correctness.

Context and prerequisites: This PhD thesis is connected to several financed projects in which our team is involved, and the work will be conducted in cooperation with academic and industrial partners. The candidate should have a computer science Masters degree or equivalent, and be competent in model driven engineering and formal methods.

The amount of the scholarship is within the standard range for France and depends on the candidate’s level and experience.

Further Information

Application Deadline : 31 December 1969

Download this Call as PDF

Contact Adress: http://www.irit.fr/~Iulian.Ober/

Contact Email: iulian.ober@irit.fr

Posted on 2009-09-14 06:39:15

Click here to report if you think this notice is not valid or violating copyrights. Not an Official Version. Terms Apply.

Please give reference of Scholarships-Links.com when applying for above scholarship.

Go to Home Page, Subscribe in a Reader

Related Scholarships

Norway:PhD Candidate in computer Science

Luxembourg:PhD Candidate in signal processing for wireless communications

Netherlands:PhD Position in Communication and Information Studies

Denmark:PhD Stipend in Medical Decision Support

Italy:Double degree PhD Programme in Information and Communication Technology

Germany:Research positions for PhD students in Web Science, Social Network Research, Semantic Web, Data Mining, Artificial Intelligence and Human

Spain:CALL FOR Ph.D GRANTS

UK:Postdoc Position in Mobile Human Computer Interaction

Italy:Five new positions in Computer Science and Engineering within the PhD in Information Technolog

Italy:M. Sc. Multimedia Signal Processing and Telecommunications Networks

Italy:Six PhD grants coadvised by UniTN, FBK and Telecom Italia

UK:Postdoc Position in Ubiquitous Computing: Context and Behaviour Prediction

Luxembourg:PhD Candidate in Logic for Security and Privacy

Singapore:Post-doctoral position available at the School of Computer Engineering in NTU Singapore

Singapore:IMI PhD Scholarship Program

France:INRIA Post-doc Position: Optimizing a Cloud for Data Mining primitives

Estonia:Postdoctoral Position in High Performance Computing

Netherlands:PhD student Efficient Data Structures for Trajectory Data

Singapore:Two post-doctoral positions available at the School of Computer Engineering in NTU Singapore.

Austria:Doctoral College Adaptive Distributed Systems